

# ANYGATE<sup>®</sup> 2.5V/3V, 3.0GHz ANY LOGICSuperLite™DEVICE WITH 50Ω or 100Ω CML OUTPUTSSY55851SY55851A

### FEATURES

- Guaranteed AC parameters over temperature:
  - f<sub>MAX</sub> > 3.0GHz (SY55851A)
  - t<sub>r</sub> / t<sub>f</sub> < 100ps</li>
  - Propagation delay < 280ps</li>
- Guaranteed operation over -40°C to +85°C temperature range
- Wide supply voltage range: 2.3V to 3.6V
- Single IC provides 8 logic functions
- 2:1 MUX capability
- Fully differential I/O

APPLICATIONS

Telecom systems

Port bypass

- Source terminated CML outputs for fast edge rates:
  - SY55851 for 100  $\Omega$  load
  - SY55851A for 50  $\Omega$  load
- Guaranteed matched propagation delays:
  - Select (S)-to-out: < 280ps</li>

Data communication systems
Wireless communication systems

- Input (A and B)-to-out: < 280ps</li>
- Accepts PECL, LVPECL, CML input signals
- Functions as a PECL/LVPECL-to-CML translator
- Available in a 10-pin (3mm × 3mm) MSOP package

# in the second


#### SuperLite™

#### DESCRIPTION

The SY55851 and SY55851A are highly flexible, universal logic gates capable of up to 3.0GHz operation (SY55851A). These ANYGATE<sup>®</sup> differential logic devices will produce all possible logic functions of two Boolean variables. They can be configured as any of the following gates: AND, NAND, OR, NOR, XOR, XNOR, DELAY, NEGATION (NOT). The SY55851 and SY55851A can also function as a 2-input multiplexer.


The SY55851 has an output stage optimized for  $100\Omega$  loads, and the SY55851A is optimized for  $50\Omega$  loads. The differential inputs for both devices are normally terminated with a single resistor  $(100\Omega)$  between the true and complement pins.

## FUNCTIONAL BLOCK DIAGRAM



ANYGATE is a registered trademarks of Micrel, Inc. SuperLite is trademarks of Micrel, Inc.

# **PACKAGE/ORDERING INFORMATION**



#### 8-Pin MSOP (K10-1)

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY55851UKI	K10-1	Industrial	851U	Sn-Pb
SY55851UKITR <sup>(2)</sup>	K10-1	Industrial	851U	Sn-Pb
SY55851AUKI	K10-1	Industrial	851A	Sn-Pb
SY55851AUKITR <sup>(2)</sup>	K10-1	Industrial	851A	Sn-Pb
SY55851UKG <sup>(3)</sup>	K10-1	Industrial	851U with Pb-Free bar-line indicator	Pb-Free NiPdAu
SY55851UKGTR <sup>(2, 3)</sup>	K10-1	Industrial	851U with Pb-Free bar-line indicator	Pb-Free NiPdAu
SY55851AUKG <sup>(3)</sup>	K10-1	Industrial	851A with Pb-Free bar-line indicator	Pb-Free NiPdAu
SY55851AUKGTR <sup>(2, 3)</sup>	K10-1	Industrial	851A with Pb-Free bar-line indicator	Pb-Free NiPdAu

#### Notes:

1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25^{\circ}C$ , DC Electricals only.

2. Tape and Reel.

3. Pb-Free package recommended for new designs.

Ordering Information<sup>(1)</sup>


## **PIN DESCRIPTION**

Pin Number	Pin Name	Pin Function
1, 2	S, /S	CML, PECL, LVPECL Input Selector: This differential CML input is one of the inputs to the logic block. It represents either one Boolean input for a 2-variable logic function, or the select input for a 2-input MUX.
3, 4	A, /A	CML, PECL, LVPECL Input: This is one of the differential inputs to the logic block. For a 2-variable logic function, it is either a constant value or a Boolean input. For a 2-input MUX, this signal represents the output when S is set to logic zero.
5	GND	Ground.
6, 7	/Q, Q	Differential CML Output: This is the differential CML output for the logic block. For termination guidelines, see Figure 3.
8, 9	B, /B	CML, PECL, LVPECL Input: This is one of the differential inputs to the logic block. For a 2-variable logic function, it is either a constant value or a Boolean input. For a 2-input MUX, this signal represents the output when S is set to logic one.
10	VCC	V <sub>CC</sub> .


#### FUNCTIONAL DESCRIPTION

#### **Establishing Static Logic Inputs**

The true pin of an input pair is internally biased to ground through a 75k $\Omega$  resistor. The complement pin of an input pair is internally biased to V<sub>CC</sub>/2 through an internal voltage divider consisting of two 75k $\Omega$  resistors. Since some logic functions necessitate an output to be connected to two inputs, SY55851/A inputs have no internal terminations. Typically, one resistor between the true and complement input is all that is required, as per **Figure 3**. To keep an



input at static logic zero at  $V_{CC} \geq 3.0V$ , leave both inputs unconnected or tie the complement input to  $V_{CC}$ . For  $V_{CC} < 3.0V$  applications, connect the complement input to  $V_{CC}$  and leave the true input unconnected. To make an input static logic one, connect the true input to  $V_{CC}$ , and leave the complement input unconnected. These are the only safe ways to cause inputs to be at a static value. In particular, no input pin should be directly connected.







Figure 2. Hard Wiring A Logic "0" <sup>(1)</sup>

Figure 1. Hard Wiring A Logic "1" <sup>(1)</sup>

Note 1. Input is either A, B, S input, and /Input is either /A, /B, /S input.

## **TRUTH TABLES**






**OR/NOR** 

Α	α B	β S	α·β Q	( <del>α·β</del> ) /Q
L	L	L	L	Н
L	Н	L	L	н
L	L	Н	L	н
L	Н	Н	Н	L

#### 



### **XOR/XNOR**

α Α	В	β S	α⊕β Q	( <del>α⊕β</del> ) /Q
L	Н	L	L	Н
L	Н	Н	Н	L
н	L	L	Н	L
Н	L	Н	L	Н


## DELAY/NEGATION


α Α	В	S	a Q	त्व /Q
L	Х	L	L	Н
Н	Х	L	Н	L


А	β Β	S	β Q	<u>β</u> /Q
Х	L	Н	L	н
Х	Н	Н	Н	L


2:1 MUX

S	Q	/Q
Н	В	А
L	А	В









## **CML TERMINATION AND TTL INTERFACE**

All inputs accept the output from any other member of this family. All outputs are source terminated 100 $\Omega$  or 50 $\Omega$  CML differential drivers as shown in Figure 3. All inputs to the SY55851/A must be externally terminated. SY55851/A

inputs are designed to accept a termination resistor between the true and complement inputs of a differential pair. 0402 form factor chip resistors will fit with some trace fanout.








Figure 3a. SY55851 (100 $\Omega$  Load CML Output)












Figure 4. Interfacing TTL-to-CML Select Inputs

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Ra	ting	Value	Unit
V <sub>CC</sub>	Power Supply Voltage		-0.5 to +6.0	V
V <sub>IN</sub>	Input Voltage	–0.5 to V <sub>CC</sub> +0.5	V	
V <sub>OUT</sub>	CML Output Voltage	$V_{CC}$ –1.0 to $V_{CC}$ +0.5	V	
T <sub>A</sub>	Operating Temperature Range	-40 to +85	°C	
T <sub>LEAD</sub>	Lead Temperature (soldering, 20s	Lead Temperature (soldering, 20sec.)		
T <sub>store</sub>	Storage Temperature Range		-65 to +150	°C
$\theta_{JA}$	Package Thermal Resistance (Junction-to-Ambient)	113 96	°C/W °C/W	
$\theta_{\text{JC}}$	Package Thermal Resistance (Junction-to-Case)		42	°C/W

Note 1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

 $T_A = -40^{\circ}C$  to  $+85^{\circ}C^{(2)}$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
V <sub>CC</sub>	Power Supply Voltage	2.3	—	3.6	V	
I <sub>CC</sub>	Power Supply Current SY55851 SY55851A	_	— 46	40 60	mA mA	No Load No Load

## **CML DC ELECTRICAL CHARACTERISTICS**

#### $V_{CC} = 2.3V$ to 3.6V; GND = 0V; $T_A = -40^{\circ}C$ to +85°C

		Тур.	Max.	Unit	Condition
Differential Input Voltage	100	—	—	mV	
Input HIGH Voltage	1.6	_	V <sub>CC</sub>	V	
Input LOW Voltage	1.5	_	V <sub>CC</sub> – 0.1	V	
Output HIGH Voltage	V <sub>CC</sub> - 0.040	V <sub>CC</sub> – 0.010	V <sub>CC</sub>	V	No Load
Output LOW Voltage	V <sub>CC</sub> – 1.00	V <sub>CC</sub> – 0.800	V <sub>CC</sub> – 0.65	V	No Load
Output Voltage Swing <sup>(3)</sup>	0.650	0.800	1.00	V	No Load
SY55851		0.400 0.200		V V	100Ω Load <sup>(4)</sup> 50Ω Load <sup>(5)</sup> (SY55851)
SY55851A	—	0.400	—	V	50 $\Omega$ Load <sup>(6)</sup> (SY55851A)
Output Source Impedance SY55851	80	100	120	Ω	
	Input HIGH Voltage Input LOW Voltage Output HIGH Voltage Output LOW Voltage Output Voltage Swing <sup>(3)</sup> SY558511 SY55851A Output Source Impedance	Input HIGH Voltage     1.6       Input LOW Voltage     1.5       Output HIGH Voltage     V <sub>CC</sub> - 0.040       Output LOW Voltage     V <sub>CC</sub> - 1.00       Output Voltage Swing <sup>(3)</sup> 0.650       SY55851        SY55851A        Output Source Impedance SY55851     80	Input HIGH Voltage     1.6     —       Input LOW Voltage     1.5     —       Output LOW Voltage     V <sub>CC</sub> - 0.040     V <sub>CC</sub> - 0.010       Output LOW Voltage     V <sub>CC</sub> - 1.00     V <sub>CC</sub> - 0.800       Output Voltage Swing <sup>(3)</sup> 0.650     0.800       SY55851     —     0.400       SY55851A     —     0.400       Output Source Impedance     SY55851     80	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Input HIGH Voltage     1.6     — $V_{CC}$ V       Input LOW Voltage     1.5     — $V_{CC}$ - 0.1     V       Output HIGH Voltage $V_{CC}$ - 0.040 $V_{CC}$ - 0.010 $V_{CC}$ V       Output LOW Voltage $V_{CC}$ - 1.00 $V_{CC}$ - 0.800 $V_{CC}$ - 0.65     V       Output LOW Voltage Swing <sup>(3)</sup> 0.650     0.800     1.00     V       SY55851     —     0.400     —     V       SY55851A     —     0.400     —     V       Output Source Impedance     SY55851     80     100     120 $\Omega$

Note 2. The DC parameters are guaranteed after thermal equilibrium has been established.

Note 3. Actual voltage levels and differential swing will depend on customer termination scheme. Refer to the "CML Termination" diagram for more details.

Note 4. Applies to SY55851:  $200\Omega$  termination resistor across Q and /Q. See Figure 3a.

Note 5. Applies to the SY55851. See Figure 3c.

Note 6. Applies to the SY55851A:  $100\Omega$  termination resistor across Q and /Q. See Figure 3b.

# AC ELECTRICAL CHARACTERISTICS<sup>(1, 2)</sup>

 $V_{CC} = 2.3V$  to 3.6V; GND = 0V;  $T_A = -40^{\circ}C$  to +85°C

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
f <sub>MAX</sub> <sup>(3)</sup>	Max. Operating Frequency					
110.00	SY55851	2.5	—	—	GHz	
	SY55851A	3.0	—	—	GHz	
t <sub>PD(S-Q)</sub>	Propagation Delay					
FD(3-Q)	(S to Q) SY55851	_	—	350	ps	
	SY55851A	130	—	280	ps	
t <sub>PD</sub>	Propagation Delay					
(A-Q and B-Q)	(A-Q and B-Q) SY55851	_	—	350	ps	
,	SY55851A	130	—	280	ps	
t,	CML Output Rise/Fall Times					
, t <sub>f</sub>	(20% to 80%) SY55851	_	_	110	ps	
	SY55851A	—	65	100	ps	


Note 1. SY55851: outputs terminated to  $50\Omega$  equivalent load. See Figure 3c.

SY55851A: outputs terminated to  $50\Omega$  load. See Figure 3b

Note 2. Specification for packaged product only.

Note 3.  $f_{MAX}$  represents a maximum toggle rate in which the output still meets CML logic swing.

#### 10-PIN MSOP (K10-1)



Rev. 00

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.